Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC
NAGIOS: RODERIC FUNCIONANDO

Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC

DSpace Repository

Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC

Show full item record

View       (1.798Mb)

Exportar a Refworks
    
Abbaszadeh, Asgar; Aghdam, Esmaeil N.; Rosado Muñoz, Alfredo Perfil
This document is a artículoDate2019

    Abbaszadeh, Asgar Aghdam, Esmaeil N. Rosado Muñoz, Alfredo 2019 Digital background calibration algorithm and its FPGA implementation for timing mismatch correction of time-interleaved ADC Analog Integrated Circuits and Signal Processing 99 2 299 310
https://doi.org/10.1007/s10470-019-01443-9

This item appears in the following Collection(s)

Show full item record

Search DSpace

Advanced Search

Browse

Statistics