An Scalable matrix computing unit architecture for FPGA and SCUMO user design interface
NAGIOS: RODERIC FUNCIONANDO

An Scalable matrix computing unit architecture for FPGA and SCUMO user design interface

DSpace Repository

An Scalable matrix computing unit architecture for FPGA and SCUMO user design interface

Show full item record

View       (1.408Mb)

Exportar a Refworks
    
Abbaszadeh, Asgar; Iakymchuk, Taras; Bataller Mompean, Manuel; Francés Villora, José Vicente; Rosado Muñoz, Alfredo Perfil
This document is a artículoDate2019

    Abbaszadeh, Asgar Iakymchuk, Taras Bataller Mompean, Manuel Francés Villora, José Vicente Rosado Muñoz, Alfredo 2019 An Scalable matrix computing unit architecture for FPGA and SCUMO user design interface Electronics 8 1 94-1 94-20
https://doi.org/10.3390/electronics8010094

This item appears in the following Collection(s)

Show full item record

Search DSpace

Advanced Search

Browse

Statistics